

WHAT IS CLAIMED IS:

1	1. A method of operating a switch matrix comprising:
2	configuring said switch matrix to couple a first input to a first output;
3	receiving an information stream at said first input, wherein said information
4	stream contains a plurality of portions in a sequence and a one of said
5	plurality of portions is in one position in said sequence; and
6	reconfiguring said switch matrix during a first time period, said first time
7	period corresponding to said one position in said sequence.
1	2. The method of claim 1, wherein said reconfiguring couples said first
2	input to a second output.
1	3. The method of claim 2, wherein said switch matrix is a rearrangeably
2	non-blocking switch matrix.
1	4. The method of claim 2, wherein said switching matrix is a CLOS
2	switching matrix.
1	5. The method of claim 4, wherein said method avoids generating an erro
2	in other information streams transiting said switch matrix during said reconfiguring.
1	6. The method of claim 2, further comprising:
2	re-arranging certain ones of said plurality of portions such that said one of said
3	plurality of portions is in another position in said sequence, wherein
4	said first time period corresponds instead to said another position.
1	7. The method of claim 6, wherein said information stream is a SONET
2	frame.
1	8. The method of claim 6, wherein said first portion contains network
2	protocol overhead.





receiving a plurality of information streams at said plurality of inputs, wherein

outputs;

3

1

2

3

4

5

1

2

3

1

2

5	each one of said plurality of information streams comprises a plurality
6	of portions in a sequence and is received at a corresponding one
7	of said plurality of inputs,
8	for each one of said plurality of information streams,
9	a one of said plurality of portions is in a specific position of
10	said sequence, and
11	a time period during which said one of said plurality of portions
12	transits said switching matrix is at least minimally
13	concurrent with said time period for each other one of
14	said plurality of information streams, and
15	a time period of said minimal concurrency defining a switching period;
16	and
17	reconfiguring said switch matrix during said switching period.

- 14. The method of claim 13, wherein said time period of said minimal concurrency is such that, for said each one of said plurality of information streams, a leading edge of said one of said plurality of portions has been output from a corresponding one of said plurality of outputs before a trailing edge of said one of said plurality of portions is received at said corresponding one of said plurality of inputs.
- 15. The method of claim 13, wherein said configuring couples one of said plurality of inputs to a one of said plurality of outputs and said reconfiguring couples said one of said plurality of inputs to another of said plurality of outputs.
- 16. The method of claim 13, wherein said switch matrix is a rearrangeably non-blocking switch matrix.
 - 17. The method of claim 13, further comprising:
- for certain ones of said plurality of information streams, re-arranging certain
 ones of said plurality of portions such that said one of said plurality of
 portions are moved to another position in said sequence of said






plurality of informati	ion streams	in order to	achieve	said mini	mal
	•				
concurrency.					

18. The method of claim 13, wherein, for certain ones of said plurality of
information streams, a number of said plurality of portions are in various positions in
said sequence, said number of said plurality of portions including said one of said
plurality of portions, said method further comprising,:
for said certain ones of said plurality of information streams, re-arranging
certain ones of said plurality of portions prior to said receiving such
that said number of said plurality of portions are in a set of contiguous
positions, wherein a group time period during which said number of
said plurality of portions transits said switching matrix is at least
minimally concurrent with said group time period for each other one of
said certain ones of said plurality of information streams.
19. The method of claim 18, further comprising:
for said certain ones of said plurality of information streams, re-arranging said
certain ones of said plurality of portions such that said number of said
plurality of portions are in their original positions.
20. A switching apparatus comprising:
a switching matrix, having a matrix input, a control input, and a plurality of
matrix outputs, wherein said switching matrix is configured to receive
an information stream at said matrix input, said information stream
comprising a plurality of portions; and
control circuitry, having a control output coupled to said control input,
wherein
said control circuitry is configured to initially configure said switching
matrix to output said information stream at a one of said
plurality of matrix outputs,
said control circuitry is configured to subsequently configure said



switching matrix to output said information stream at another of

·, ;



21. The switching apparatus of claim 20, further comprising:
an input resequencing circuit, having a resequencer input and a resequencer output coupled to said matrix input, wherein said input resequencing circuit is configured to
receive said information stream at said resequencer input,
rearrange certain ones of said plurality of portions such that a one of said plurality of portions is moved from an original position in an original sequence of said plurality of portions to another position in said original sequence in order to produce a modified sequence of said plurality of portions, and provide said information stream to said switching matrix at said input resequencer output.

switching matrix.

22. The switching apparatus of claim 21, further comprising:
a first output resequencing circuit, coupled to said one of said plurality of matrix outputs, wherein said first output resequencing circuit is configured to move said one of said plurality of portions from an original position in said modified sequence to a position in said modified sequence corresponding to said original position in said original sequence; and

a second output resequencing circuit, coupled to said another of said plurality of matrix outputs, wherein said second output resequencing circuit is configured to move said one of said plurality of portions from an original position in said modified sequence to a position in said modified sequence corresponding to said original position in said original sequence.



2	an inp	ut resequencing circuit, having a resequencer input and a resequencer
3		output coupled to said matrix input, wherein
4		said first resequencing circuit is configured to
5		receive said information stream at said resequencer input,
6		rearrange certain ones of said plurality of portions such that a
7		number of said plurality of portions occupy a set of
8		contiguous positions in a sequence of said plurality of
9		said portions, and
10		provide said information to said switching matrix at said first
11		resequencing output,
12		said number of said plurality of portions including said one of said
13		plurality of portions, and
14		said subsequent configuration of said switching matrix occurs instead
15		during a period of time during which said number of said
16		plurality of portions is transiting said switching matrix.
1	24.	The switching apparatus of claim 20, wherein said switching matrix is
2	a re-arrangeab	oly non-blocking switching matrix.
1	25.	The switching apparatus of claim 20, wherein said one of said portions
2	is expendable	•
1.	26.	The switching apparatus of claim 20, wherein said one of said plurality
2	of portions co	ntains protocol overhead information.

The switching apparatus of claim 20, further comprising:



each one of said plurality of information streams is received at a corresponding

said information stream is one of a plurality of information streams,

The switching apparatus of claim 20, wherein

said matrix input is one of a plurality of matrix inputs,

one of said plurality of matrix inputs,

27.

1

2

3 4

5

23.

٠,

1

2

3

1

2

1

2

3

4

5

6

7

8

9

10

11

12


13

14

15

16

17



- 28. The switching apparatus of claim 20, wherein said subsequent configuration of said control circuitry occurs in response to commands from control software running on said control circuitry.
- 29. The switching apparatus of claim 20, wherein said subsequent configuration of said control circuitry occurs in response to commands from control software running on a route processor coupled to said control circuitry.
 - 30. A switching apparatus comprising: an input resequencing circuit, having a resequencer input and a resequencer output, wherein said first resequencing circuit is configured to receive an information stream comprising a plurality of portions at said resequencer input, each one of said plurality of portions comprising a plurality of sub-portions, and move a one of said plurality of sub-portions of said each one of said plurality of portions from an original position in a sequence of said each one of said plurality of portions to another position in said sequence, and output said information stream at said resequencer output; a switching matrix, having a matrix input coupled to receive said information stream from said resequencer output, a control input, and a plurality of matrix outputs; and control circuitry, having a control output coupled to said control input,



wherein said control circuitry is configured to cause said switching

matrix to switch said information stream from said one of said plurality



18	of matrix outputs to another of said plurality of matrix outputs during a
19	period of time corresponding to said another position.
1	31. The switching apparatus of claim 30, further comprising:
2	a first output resequencing circuit, coupled to said one of said plurality of
3	matrix outputs and configured to move said one of said plurality of
4	sub-portions of said each one of said plurality of portions from said
5	another position in said sequence to said original position in said
6	sequence; and
7	a second output resequencing circuit, coupled to said another of said plurality
8	of matrix outputs and configured to move said one of said plurality of
9	sub-portions of said each one of said plurality of portions from said
10	another position in said sequence to said original position in said
11	sequence.
1	32. The switching apparatus of claim 30, wherein said switching matrix is
2	a re-arrangeably non-blocking switching matrix.
1	33. The switching apparatus of claim 30, wherein said one of said portions
2	is expendable.
1	34. The switching apparatus of claim 30, wherein said one of said plurality
2	of portions contains protocol overhead information.
1	35. The switching apparatus of claim 30, wherein
2	said matrix input is one of a plurality of matrix inputs,
3	said information stream is one of a plurality of information streams,
4	each one of said plurality of information streams is received at a corresponding
5	one of said plurality of matrix inputs,
6	said control circuitry is further configured to further initially configure said

switching matrix to couple each one of said plurality of matrix inputs

to a corresponding one of said plurality of matrix outputs, and

7

no errors occur in said plurality of information streams as a result of said subsequent configuration of said switching matrix.

ADD BY